FIG.1 PRIOR ART






FIG.2









FIG.5









FIG.7





F/G.8







FIG.11








FIG.13



TRANSLATION CIRCUIT

FIG.14







FIG.16



CCL=000 OTHER THAN BRAT, BRAF CCR=000 OTHER THAN BRAT, BRAF CCL=001 BRAT CCL=010 BRAF CCR=010 BRAF

FM=00 EXECUTABLE IN PARALLEL WITH NO DEPENDENCE
BETWEEN INSTRUCTIONS 305 AND 306

FM=01 NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE
BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION
BY OPERATION UNIT (INSTRUCTION 305 TO L CONTAINER,
INSTRUCTION 306 TO R CONTAINER)

FM=10 NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE
BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION
BY OPERATION UNIT (INSTRUCTION 306 TO R CONTAINER,

INSTRUCTION 305 TO L CONTAINER)

FIG.17




FIG.18






FIG.19






BRA #imm:18 ; PC=PC+#imm:18 (imm:18=s || imm:9)

FIG.20









FIG.23



TRANSLATION CIRCUIT

FIG.24








FIG.25







	jsr_w ; Jumpto subroutine (wide index)							
į	goto_w brar =200 byte	4	branch byte3	branch byte4				
FIG.29	0 78	15 16 23	24 31	32 39	•			
	TRANSLATION							
	OR R10,R0,#(branchbyte1 branchbyte2 branchbyte3 branchbyte4)							
	1000 opcode		bbo	1000 bl	01 -	hhal	branch byte3	branch byte4
	0 3 4 26 31323536 43 46 63							
	STW R62,@(R63-,R4)→JSR R10							
	0000 opcode	R62 R63	3 R4	1000 ор	code		·	R10
	BRA #3 NOP							
	0000 opcode	#3	000	0000 op	code			-
Į								•






FIG.32

